sccb.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165
  1. /*
  2. * This file is part of the OpenMV project.
  3. * Copyright (c) 2013/2014 Ibrahim Abdelkader <i.abdalkader@gmail.com>
  4. * This work is licensed under the MIT license, see the file LICENSE for details.
  5. *
  6. * SCCB (I2C like) driver.
  7. *
  8. */
  9. #include <stdbool.h>
  10. #include <freertos/FreeRTOS.h>
  11. #include <freertos/task.h>
  12. #include "sccb.h"
  13. #include <stdio.h>
  14. #include "sdkconfig.h"
  15. #if defined(ARDUINO_ARCH_ESP32) && defined(CONFIG_ARDUHAL_ESP_LOG)
  16. #include "esp32-hal-log.h"
  17. #else
  18. #include "esp_log.h"
  19. static const char* TAG = "sccb";
  20. #endif
  21. #define LITTLETOBIG(x) ((x<<8)|(x>>8))
  22. #include "driver/i2c.h"
  23. #define SCCB_FREQ 100000 /*!< I2C master frequency*/
  24. #define WRITE_BIT I2C_MASTER_WRITE /*!< I2C master write */
  25. #define READ_BIT I2C_MASTER_READ /*!< I2C master read */
  26. #define ACK_CHECK_EN 0x1 /*!< I2C master will check ack from slave*/
  27. #define ACK_CHECK_DIS 0x0 /*!< I2C master will not check ack from slave */
  28. #define ACK_VAL 0x0 /*!< I2C ack value */
  29. #define NACK_VAL 0x1 /*!< I2C nack value */
  30. #if CONFIG_SCCB_HARDWARE_I2C_PORT1
  31. const int SCCB_I2C_PORT = 1;
  32. #else
  33. const int SCCB_I2C_PORT = 0;
  34. #endif
  35. static uint8_t ESP_SLAVE_ADDR = 0x3c;
  36. int SCCB_Init(int pin_sda, int pin_scl)
  37. {
  38. ESP_LOGI(TAG, "pin_sda %d pin_scl %d\n", pin_sda, pin_scl);
  39. //log_i("SCCB_Init start");
  40. i2c_config_t conf;
  41. conf.mode = I2C_MODE_MASTER;
  42. conf.sda_io_num = pin_sda;
  43. conf.sda_pullup_en = GPIO_PULLUP_ENABLE;
  44. conf.scl_io_num = pin_scl;
  45. conf.scl_pullup_en = GPIO_PULLUP_ENABLE;
  46. conf.master.clk_speed = SCCB_FREQ;
  47. i2c_param_config(SCCB_I2C_PORT, &conf);
  48. i2c_driver_install(SCCB_I2C_PORT, conf.mode, 0, 0, 0);
  49. return 0;
  50. }
  51. uint8_t SCCB_Probe()
  52. {
  53. uint8_t slave_addr = 0x0;
  54. while(slave_addr < 0x7f) {
  55. i2c_cmd_handle_t cmd = i2c_cmd_link_create();
  56. i2c_master_start(cmd);
  57. i2c_master_write_byte(cmd, ( slave_addr << 1 ) | WRITE_BIT, ACK_CHECK_EN);
  58. i2c_master_stop(cmd);
  59. esp_err_t ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  60. i2c_cmd_link_delete(cmd);
  61. if( ret == ESP_OK) {
  62. ESP_SLAVE_ADDR = slave_addr;
  63. return ESP_SLAVE_ADDR;
  64. }
  65. slave_addr++;
  66. }
  67. return ESP_SLAVE_ADDR;
  68. }
  69. uint8_t SCCB_Read(uint8_t slv_addr, uint8_t reg)
  70. {
  71. uint8_t data=0;
  72. esp_err_t ret = ESP_FAIL;
  73. i2c_cmd_handle_t cmd = i2c_cmd_link_create();
  74. i2c_master_start(cmd);
  75. i2c_master_write_byte(cmd, ( slv_addr << 1 ) | WRITE_BIT, ACK_CHECK_EN);
  76. i2c_master_write_byte(cmd, reg, ACK_CHECK_EN);
  77. i2c_master_stop(cmd);
  78. ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  79. i2c_cmd_link_delete(cmd);
  80. if(ret != ESP_OK) return -1;
  81. cmd = i2c_cmd_link_create();
  82. i2c_master_start(cmd);
  83. i2c_master_write_byte(cmd, ( slv_addr << 1 ) | READ_BIT, ACK_CHECK_EN);
  84. i2c_master_read_byte(cmd, &data, NACK_VAL);
  85. i2c_master_stop(cmd);
  86. ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  87. i2c_cmd_link_delete(cmd);
  88. if(ret != ESP_OK) {
  89. ESP_LOGE(TAG, "SCCB_Read Failed addr:0x%02x, reg:0x%02x, data:0x%02x, ret:%d", slv_addr, reg, data, ret);
  90. }
  91. return data;
  92. }
  93. uint8_t SCCB_Write(uint8_t slv_addr, uint8_t reg, uint8_t data)
  94. {
  95. esp_err_t ret = ESP_FAIL;
  96. i2c_cmd_handle_t cmd = i2c_cmd_link_create();
  97. i2c_master_start(cmd);
  98. i2c_master_write_byte(cmd, ( slv_addr << 1 ) | WRITE_BIT, ACK_CHECK_EN);
  99. i2c_master_write_byte(cmd, reg, ACK_CHECK_EN);
  100. i2c_master_write_byte(cmd, data, ACK_CHECK_EN);
  101. i2c_master_stop(cmd);
  102. ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  103. i2c_cmd_link_delete(cmd);
  104. if(ret != ESP_OK) {
  105. ESP_LOGE(TAG, "SCCB_Write Failed addr:0x%02x, reg:0x%02x, data:0x%02x, ret:%d", slv_addr, reg, data, ret);
  106. }
  107. return ret == ESP_OK ? 0 : -1;
  108. }
  109. uint8_t SCCB_Read16(uint8_t slv_addr, uint16_t reg)
  110. {
  111. uint8_t data=0;
  112. esp_err_t ret = ESP_FAIL;
  113. uint16_t reg_htons = LITTLETOBIG(reg);
  114. uint8_t *reg_u8 = (uint8_t *)&reg_htons;
  115. i2c_cmd_handle_t cmd = i2c_cmd_link_create();
  116. i2c_master_start(cmd);
  117. i2c_master_write_byte(cmd, ( slv_addr << 1 ) | WRITE_BIT, ACK_CHECK_EN);
  118. i2c_master_write_byte(cmd, reg_u8[0], ACK_CHECK_EN);
  119. i2c_master_write_byte(cmd, reg_u8[1], ACK_CHECK_EN);
  120. i2c_master_stop(cmd);
  121. ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  122. i2c_cmd_link_delete(cmd);
  123. if(ret != ESP_OK) return -1;
  124. cmd = i2c_cmd_link_create();
  125. i2c_master_start(cmd);
  126. i2c_master_write_byte(cmd, ( slv_addr << 1 ) | READ_BIT, ACK_CHECK_EN);
  127. i2c_master_read_byte(cmd, &data, NACK_VAL);
  128. i2c_master_stop(cmd);
  129. ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  130. i2c_cmd_link_delete(cmd);
  131. if(ret != ESP_OK) {
  132. ESP_LOGE(TAG, "W [%04x]=%02x fail\n", reg, data);
  133. }
  134. return data;
  135. }
  136. uint8_t SCCB_Write16(uint8_t slv_addr, uint16_t reg, uint8_t data)
  137. {
  138. static uint16_t i = 0;
  139. esp_err_t ret = ESP_FAIL;
  140. uint16_t reg_htons = LITTLETOBIG(reg);
  141. uint8_t *reg_u8 = (uint8_t *)&reg_htons;
  142. i2c_cmd_handle_t cmd = i2c_cmd_link_create();
  143. i2c_master_start(cmd);
  144. i2c_master_write_byte(cmd, ( slv_addr << 1 ) | WRITE_BIT, ACK_CHECK_EN);
  145. i2c_master_write_byte(cmd, reg_u8[0], ACK_CHECK_EN);
  146. i2c_master_write_byte(cmd, reg_u8[1], ACK_CHECK_EN);
  147. i2c_master_write_byte(cmd, data, ACK_CHECK_EN);
  148. i2c_master_stop(cmd);
  149. ret = i2c_master_cmd_begin(SCCB_I2C_PORT, cmd, 1000 / portTICK_RATE_MS);
  150. i2c_cmd_link_delete(cmd);
  151. if(ret != ESP_OK) {
  152. ESP_LOGE(TAG, "W [%04x]=%02x %d fail\n", reg, data, i++);
  153. }
  154. return ret == ESP_OK ? 0 : -1;
  155. }